Building a Retargetable Compiler for Instruction-Level Parallel Architectures
نویسندگان
چکیده
Many modern architectures have instruction-level parallelism in order to increase the amount of computation performed during a given amount of time. While this is a noble goal, and can indeed increase performance, compilers that generate code for such architectures must take their peculiarities in account. We have built and extensively studied such a compiler and discuss what measures are necessary in order to generate efficient code for ILP
منابع مشابه
Microcode Generation for Flexible Parallel Target Architectures
Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope of traditional compilers. Additionally, recent design styles in the area of digital signal processing pose a strong demand for retargetable compilation. This paper presents an approach to code generation based on netlis...
متن کاملScheduling, Compaction and Binding in a Retargetable Code Generator using Constraint Logic Programming
Code generation for embedded programmable processors is becoming increasingly important. Many of these processors have irregular architectures and offer instruction-level parallelism (e.g. DSPs). In order to generate code for a wide range of architectures, a code generator should be retargetable. Most of the previous code generation approaches concentrate on the datapath, not taking the peculia...
متن کاملA new approach to instruction-idioms detection in a retargetable decompiler
Retargetable executable-code decompilation is a one of the most complicated reverse-engineering tasks. Among others, it involves de-optimization of compiler-optimized code. One type of such an optimization is usage of so-called instruction idioms. These idioms are used to produce faster or even smaller executable files. On the other hand, decompilation of instruction idioms without any advanced...
متن کاملDesign Space Exploration for a Custom VLIW Architecture
The increasing complexity of algorithms and embedded systems constraints has lead to advanced design methodologies. Hardware/Software co-design methodology has made it possible to find an optimal architecture for a given application by exploring the design space before building a real hardware prototype. The Design Space Exploration is basically exploring the various processor architectures in ...
متن کاملA retargetable VLIW compiler framework for DSPs withinstruction-level parallelism
A standard design methodology for embedded processors today is the system-on-a-chip design with potentially multiple heterogeneous processing elements on a chip, such as a very long instruction word (VLIW) processor, digital signal processor (DSP), and field-programmable gate array. To be able to program these devices, we need compilers that are capable of generating efficient code for the diff...
متن کامل